ASIC/SoC Functional Design Verification: A Comprehensive Guide To Technologies And Methodologies
ISBN : 9783319594170
Domestic Shipping: $3.99
Internation Shipping (Except United states): $16
Shipping & Tax will be calculated at Checkout.
Estimated delivery time 7-14 days.
International delivery time 2 to 4 weeks.
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon.Â The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail.Â He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.
Specification of ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
|Author||Ashok B. Mehta|
|Edition||1st ed. 2018|
|Weight||0.8 pounds pounds.|
Write a review
Note: HTML is not translated!
Rating: Bad Good
Enter the code in the box below: