Adaptive Delay Sequential Elements: An Adaptive Approach to Timing Optimization of VLSI Circuits,Used

Adaptive Delay Sequential Elements: An Adaptive Approach to Timing Optimization of VLSI Circuits,Used

In Stock
SKU: DADAX3838313569
Brand: LAP Lambert Academic Publishing
Condition: New
$92.41
Quantity
Add to wishlist
Add to compare
Sold by Ergodebooks, an authorized reseller.

Processing time: 1-3 days

US Orders Ships in: 3-5 days

International Orders Ships in: 8-12 days

Return Policy: 15-days return on defective items

Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

Modern integrated circuits depend on controlling relative timing of signals with picosecond accuracy. Their burgeoning complexity requires many approximations during design. Relatively large design margins are required to account for variations due to manufacturing tolerances. Voltage and temperature variations, intentional or incidental, may also affect signal timing and cause timing errors. Adaptive Delay Sequential Elements (ADSEs) are intended to correct timing errors whether they are caused by manufacturing tolerances, modeling approximation, or voltage/temperature variations. This book starts with an introduction to adaptive techniques using floating gates in standard CMOS processes and discusses how to augment sequential elements with Adaptive Clock Generators. It also covers methods for selective adaptation of embedded sequential elements and demonstrates applications in clock scheduling and peak power minimization. Selftuning techniques and their algorithmic properties are also discussed. This book is intended for designers and researchers of processors and other VLSI circuits.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed