Design Of Very Highfrequency Multirate Switchedcapacitor Circuits: Extending The Boundaries Of Cmos Analog Frontend Filtering

Design Of Very Highfrequency Multirate Switchedcapacitor Circuits: Extending The Boundaries Of Cmos Analog Frontend Filtering

In Stock
SKU: SONG0387261214
Brand: Springer
$70.54 $100.77
Save $30.23
Quantity
Add to wishlist
Add to compare

Processing time: 1-3 days

US Orders Ships in: 3-5 days

International Orders Ships in: 8-12 days

Return Policy: 15-days return on defective items

Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

Design of Very HighFrequency Multirate SwitchedCapacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampleddata analog interpolation technique which has its great potential on very highfrequency analog frondend filtering due to its inherent dual advantage of reducing the speed of dataconverters and DSP core together with the specification relaxation of the post continuoustime filtering. This technique completely eliminates the traditional phenomenon of sampledandhold frequencyshaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the stateoftheart circuit design and layout techniques for highspeed SwitchedCapacitor (SC) circuits are comprehensively discussed:Optimum circuit architecture tradeoff analysisSimple speed and power tradeoff analysis of active elementsHighorder filtering response accuracy with respect to capacitorratio mismatchesTimeinterleaved effect with respect to gain and offset mismatchTimeinterleaved effect with respect to timingskew and random jitter with nonuniformly holdingStage noise analysis and allocation schemeSubstrate and supply noise reductionGainand offsetcompensation techniquesHighbandwidth lowpower amplifier design and layoutVery low timingskew multiphase generationTwo tailormade optimum design examples in CMOS are presented. The first one achieves a 3stage 8fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15tap 57MHz SC FIR bandpass interpolating filter with 4fold sampling rate increase to 320MHz and the firsttime embedded frequency band uptranslation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highestdynamic range under the lowest supply voltage when compared to the previously reported highfrequency SC filters in CMOS.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed