Diseo e implementacin de algoritmos genticos compactos sobre FPGA: Algoritmo gentico compacto (AGc) y su versin con elit,Used

Diseo e implementacin de algoritmos genticos compactos sobre FPGA: Algoritmo gentico compacto (AGc) y su versin con elit,Used

In Stock
SKU: DADAX3846562572
Brand: Eae Editorial Academia Espanola
Condition: New
Regular price$67.09
Quantity
Add to wishlist
Add to compare

Sold by Ergodebooks, an authorized reseller.

Returns accepted within 30 days | support@ergodebooks.com

Verified
Shipping Information
  • Free Standard Shipping — United States only
  • Processing Time: 1–3 business days
  • Estimated Delivery: 3–5 business days after dispatch
  • Double-boxed, fully insured & discreetly packaged
  • Tracking number sent via email once dispatched
  • Orders over $250 require signature upon delivery. Taxes calculated at checkout.
Returns & Refund

Returns accepted within 30 days of delivery.

Damaged or Defective Item

Free return shipping + replacement or full refund

Wrong Item Received

Free return shipping + replacement or full refund

Change of Mind

Return shipping at customer's expense · 25% restocking fee applies

All returns require a Return Authorization (RA) number before sending.

To initiate a return, contact us:

support@ergodebooks.com +1 (281) 738-1050
View Full Return & Refund Policy
Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

El Algoritmo Gentico Compacto (AGc) es una tcnica de bsqueda que imita el comportamiento de un Algoritmo Gentico Simple (AGS) con cruza uniforme. Su caracterstica principal es la simplicidad del mismo y el manejo de un vector de probabilidad que emula la poblacin. En este texto se realiza el diseo y la implementacin de un Algoritmo Gentico Compacto sobre un Field Programmable Gate Arrays (FPGA). El diseo se hace a travs de un Lenguaje de Descripcin de Hardware (HDL) para su posterior implementacin sobre un FPGA de la marca Altera. Los resultados muestran que tener un algoritmo de bsqueda como un Algoritmo Gentico Compacto en hardware, puede ser muy til, ya que esto permite realizar optimizacin numrica global en tiempo real y adems, poder incorporarlo en un chip que forme parte de una implementacin de mayor escala.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed