Formal Equivalence Checking and Design Debugging (Frontiers in Electronic Testing, 12),Used

Formal Equivalence Checking and Design Debugging (Frontiers in Electronic Testing, 12),Used

In Stock
SKU: SONG079238184X
Brand: Springer
$200.99 $287.13
Save $86.14
Quantity
Add to wishlist
Add to compare

Processing time: 1-3 days

US Orders Ships in: 3-5 days

International Orders Ships in: 8-12 days

Return Policy: 15-days return on defective items

Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail.The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an indepth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors.From the Foreword:With the adoption of the static signoff approach to verifying circuit implementations the applicationspecific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate wellmotivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.'Kurt Keutzer, University of California, Berkeley

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed