FPGA Implementation of Advanced Encryption Standard Algorithm: AES Encryption and Decryption Using 128,192 and 256Bit Keys,Used

FPGA Implementation of Advanced Encryption Standard Algorithm: AES Encryption and Decryption Using 128,192 and 256Bit Keys,Used

In Stock
SKU: DADAX3659164550
Brand: LAP Lambert Academic Publishing
$78.48 $112.11
Save $33.63
Quantity
Add to wishlist
Add to compare

Processing time: 1-3 days

US Orders Ships in: 3-5 days

International Orders Ships in: 8-12 days

Return Policy: 15-days return on defective items

Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

DATA has an important role in the modern world.With the increasing use of computers in a wide range of applications, the amount of data being processed and operated on had increased tremendously over the years. At the same time protection of data during transmission or while in storage may be necessary to maintain the confidentiality and integrity of the information represented by the data. In applications such as storage and transmission of Federal Information, ATMs and in the Internet there is a lot of emphasis for Data Security. This led to the origin of a new field called Cryptography which deals with the DATA and its security.Public key and secret key cryptographic algorithms provide a solution to this security problem.They ensure data authenticity, integrity and confidentiality. The most widely used secret key algorithm at present is Advanced Encryption Standard(AES) Algorithm.AES was considered over, all the other encryption algorithms because of its increased security levels. The work presented in this book deals with the hardware implementation of the AES algorithm which includes writing a Verilog HDL code for the algorithm and synthesizing it on the FPGA board.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed