Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89),Used

Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89),Used

In Stock
SKU: SONG079239058X
Brand: Springer
Condition: Used
$182.82
Quantity
Add to wishlist
Add to compare
Sold by Ergodebooks, an authorized reseller.

Processing time: 1-3 days

US Orders Ships in: 3-5 days

International Orders Ships in: 8-12 days

Return Policy: 15-days return on defective items

Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

Test generation is one of the most difficult tasks facing the designer of complex VLSIbased digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gatelevel circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higherlevel methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, highlevel approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, lowlevel methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuckline (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of highlevel components such as adders, multiplexers, and registers, interconnected by nbit buses. To match this highlevel circuit model, we introduce a highlevel bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gatelevel circuit and models.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed