HighPerformance Packet Switching Architectures: Packet switch design for highperformance, integrated, scalable data centers,Used

HighPerformance Packet Switching Architectures: Packet switch design for highperformance, integrated, scalable data centers,Used

In Stock
SKU: DADAX3845407948
Brand: LAP Lambert Academic Publishing
Condition: New
Regular price$107.59
Quantity
Add to wishlist
Add to compare

Sold by Ergodebooks, an authorized reseller.

Returns accepted within 30 days | support@ergodebooks.com

Verified
Shipping Information
  • Free Standard Shipping — United States only
  • Processing Time: 1–3 business days
  • Estimated Delivery: 3–5 business days after dispatch
  • Double-boxed, fully insured & discreetly packaged
  • Tracking number sent via email once dispatched
  • Orders over $250 require signature upon delivery. Taxes calculated at checkout.
Returns & Refund

Returns accepted within 30 days of delivery.

Damaged or Defective Item

Free return shipping + replacement or full refund

Wrong Item Received

Free return shipping + replacement or full refund

Change of Mind

Return shipping at customer's expense · 25% restocking fee applies

All returns require a Return Authorization (RA) number before sending.

To initiate a return, contact us:

support@ergodebooks.com +1 (281) 738-1050
View Full Return & Refund Policy
Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

Packet switches are at the heart of modern communication networks. Initially deployed for local and widearea computer networking, they are now being used in different contexts, such as interconnection networks for HighPerformance Computing (HPC), Storage Area Networks (SANs) and SystemsonChip (SoC) communication. Each application domain, however, has peculiar requirements in terms of bandwidth, latency, scalability and delivery guarantee.In this thesis we present two novel switching architectures, aimed at sharedmemory supercomputing and storage networking respectively. We describe the general architecture of the two systems and discuss how specific requirements and current technology trends have impacted the design. More important, we present architectural innovations that address important issues concerning performance and scalability of inputqueued switches.We propose techniques that enable the construction of distributed (multichip) schedulers for large crossbars, develop a scheme for integrated scheduling of unicast and multicast traffic and and study flowcontrol mechanisms that enable lossless behavior while providing finegrained control of active flows.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed