Impact of Leakage Power Reduction Techniques on Parametric Yield: LowPower Design of Digital Integrated Circuits under Process ,Used

Impact of Leakage Power Reduction Techniques on Parametric Yield: LowPower Design of Digital Integrated Circuits under Process ,Used

In Stock
SKU: DADAX3659273910
Brand: LAP Lambert Academic Publishing
$116.46 $166.37
Save $49.91
Quantity
Add to wishlist
Add to compare

Processing time: 1-3 days

US Orders Ships in: 3-5 days

International Orders Ships in: 8-12 days

Return Policy: 15-days return on defective items

Payment Option
Payment Methods

Help

If you have any questions, you are always welcome to contact us. We'll get back to you as soon as possible, withing 24 hours on weekdays.

Customer service

All questions about your order, return and delivery must be sent to our customer service team by e-mail at yourstore@yourdomain.com

Sale & Press

If you are interested in selling our products, need more information about our brand or wish to make a collaboration, please contact us at press@yourdomain.com

With the advancement of process technology for fabrication of integrated circuits, the magnitude of variations in process parameters have increased and the parametric yield loss problem has become a serious concern of the fabrication houses. Thus, the traditional techniques for power and delay optimization in design automation tools can no longer be used effectively. This has opened up a challenge to the chip designers to design integrated circuits, which are variation tolerant and thereby having higher parametric yield. In this monograph, a single threshold voltage based approach is proposed that exhibits runtime leakage power reduction comparable to the existing dual threshold voltage assignment approaches and at the same time the proposed approach is less sensitive to process parameter variations. Again, this logiclevel runtime leakage reduction technique is combined with multiple supply voltage assignment during highlevel synthesis for total power reduction. It is believed that the proposed leakage power reduction technique will be useful in digital circuit design flow (logiclevel and highlevel syntheses) under process parameter variation.

⚠️ WARNING (California Proposition 65):

This product may contain chemicals known to the State of California to cause cancer, birth defects, or other reproductive harm.

For more information, please visit www.P65Warnings.ca.gov.

Recently Viewed